Updating search results...

Search Resources

3 Results

View
Selected filters:
  • fpga
Complex Digital Systems
Conditional Remix & Share Permitted
CC BY-NC-SA
Rating
0.0 stars

This course is offered to graduates and is a project-oriented course to teach new methodologies for designing multi-million-gate CMOS VLSI chips using high-level synthesis tools in conjunction with standard commercial EDA tools. The emphasis is on modular and robust designs, reusable modules, correctness by construction, architectural exploration, and meeting the area, timing, and power constraints within standard cell and FPGA frameworks.

Subject:
Applied Science
Career and Technical Education
Computer Science
Electronic Technology
Engineering
Mathematics
Material Type:
Full Course
Provider:
MIT
Provider Set:
MIT OpenCourseWare
Author:
Arvind,
Asanovic, Krste
Terman, Chris
Date Added:
02/01/2005
Introductory Digital Systems Laboratory
Conditional Remix & Share Permitted
CC BY-NC-SA
Rating
0.0 stars

6.111 is reputed to be one of the most demanding classes at MIT, exhausting many students' time and creativity. The course covers digital design topics such as digital logic, sequential building blocks, finite-state machines, FPGAs, timing and synchronization. The semester begins with lectures and problem sets, to introduce fundamental topics before students embark on lab assignments and ultimately, a digital design project. The students design and implement a final digital project of their choice, in areas such as games, music, digital filters, wireless communications, video, and graphics. The course relies on extensive use of Verilog® for describing and implementing digital logic designs on state-of-the-art FPGA.

Subject:
Applied Science
Career and Technical Education
Computer Science
Electronic Technology
Engineering
Material Type:
Full Course
Provider:
MIT
Provider Set:
MIT OpenCourseWare
Author:
Chandrakasan, Anantha
Date Added:
02/01/2006
Synthèse logique avec Verilog-HDL
Unrestricted Use
CC BY
Rating
0.0 stars

A l'issue de ce cours, chaque étudiant doit être capable de décrire et simuler un système numérique en langage HDL pour l'implémenter sur une cible de circuit programmable (FPGA). 

Subject:
Engineering
Material Type:
Module
Author:
jacques-Olivier Klein
Date Added:
09/12/2019